LLVM 24.0.0git
SelectionDAGDumper.cpp
Go to the documentation of this file.
1//===- SelectionDAGDumper.cpp - Implement SelectionDAG::dump() ------------===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// This implements the SelectionDAG::dump method and friends.
10//
11//===----------------------------------------------------------------------===//
12
13#include "SDNodeDbgValue.h"
14#include "llvm/ADT/APFloat.h"
15#include "llvm/ADT/APInt.h"
31#include "llvm/Config/llvm-config.h"
32#include "llvm/IR/BasicBlock.h"
33#include "llvm/IR/Constants.h"
35#include "llvm/IR/DebugLoc.h"
36#include "llvm/IR/Function.h"
37#include "llvm/IR/Intrinsics.h"
39#include "llvm/IR/Value.h"
43#include "llvm/Support/Debug.h"
48#include <cstdint>
49#include <iterator>
50
51using namespace llvm;
52
53static cl::opt<bool>
54VerboseDAGDumping("dag-dump-verbose", cl::Hidden,
55 cl::desc("Display more information when dumping selection "
56 "DAG nodes."));
57
58static cl::opt<bool>
59 PrintSDNodeAddrs("print-sdnode-addrs", cl::Hidden,
60 cl::desc("Print addresses of SDNodes when dumping"));
61
62std::string SDNode::getOperationName(const SelectionDAG *G) const {
63 switch (getOpcode()) {
64 default:
66 return "<<Unknown DAG Node>>";
67 if (isMachineOpcode()) {
68 if (G)
69 if (const TargetInstrInfo *TII = G->getSubtarget().getInstrInfo())
70 if (getMachineOpcode() < TII->getNumOpcodes())
71 return std::string(TII->getName(getMachineOpcode()));
72 return "<<Unknown Machine Node #" + utostr(getOpcode()) + ">>";
73 }
74 if (G) {
75 const SelectionDAGTargetInfo &TSI = G->getSelectionDAGInfo();
76 if (const char *Name = TSI.getTargetNodeName(getOpcode()))
77 return Name;
78 const TargetLowering &TLI = G->getTargetLoweringInfo();
79 const char *Name = TLI.getTargetNodeName(getOpcode());
80 if (Name) return Name;
81 return "<<Unknown Target Node #" + utostr(getOpcode()) + ">>";
82 }
83 return "<<Unknown Node #" + utostr(getOpcode()) + ">>";
84
85 // clang-format off
86#ifndef NDEBUG
87 case ISD::DELETED_NODE: return "<<Deleted Node!>>";
88#endif
89 case ISD::PREFETCH: return "Prefetch";
90 case ISD::MEMBARRIER: return "MemBarrier";
91 case ISD::ATOMIC_FENCE: return "AtomicFence";
92 case ISD::ATOMIC_CMP_SWAP: return "AtomicCmpSwap";
93 case ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS: return "AtomicCmpSwapWithSuccess";
94 case ISD::ATOMIC_SWAP: return "AtomicSwap";
95 case ISD::ATOMIC_LOAD_ADD: return "AtomicLoadAdd";
96 case ISD::ATOMIC_LOAD_SUB: return "AtomicLoadSub";
97 case ISD::ATOMIC_LOAD_AND: return "AtomicLoadAnd";
98 case ISD::ATOMIC_LOAD_CLR: return "AtomicLoadClr";
99 case ISD::ATOMIC_LOAD_OR: return "AtomicLoadOr";
100 case ISD::ATOMIC_LOAD_XOR: return "AtomicLoadXor";
101 case ISD::ATOMIC_LOAD_NAND: return "AtomicLoadNand";
102 case ISD::ATOMIC_LOAD_MIN: return "AtomicLoadMin";
103 case ISD::ATOMIC_LOAD_MAX: return "AtomicLoadMax";
104 case ISD::ATOMIC_LOAD_UMIN: return "AtomicLoadUMin";
105 case ISD::ATOMIC_LOAD_UMAX: return "AtomicLoadUMax";
106 case ISD::ATOMIC_LOAD_FADD: return "AtomicLoadFAdd";
107 case ISD::ATOMIC_LOAD_FSUB: return "AtomicLoadFSub";
108 case ISD::ATOMIC_LOAD_FMIN: return "AtomicLoadFMin";
109 case ISD::ATOMIC_LOAD_FMAX: return "AtomicLoadFMax";
110 case ISD::ATOMIC_LOAD_FMINIMUM: return "AtomicLoadFMinimum";
111 case ISD::ATOMIC_LOAD_FMAXIMUM: return "AtomicLoadFMaximum";
113 return "AtomicLoadUIncWrap";
115 return "AtomicLoadUDecWrap";
117 return "AtomicLoadUSubCond";
119 return "AtomicLoadUSubSat";
120 case ISD::ATOMIC_LOAD: return "AtomicLoad";
121 case ISD::ATOMIC_STORE: return "AtomicStore";
122 case ISD::PCMARKER: return "PCMarker";
123 case ISD::READCYCLECOUNTER: return "ReadCycleCounter";
124 case ISD::READSTEADYCOUNTER: return "ReadSteadyCounter";
125 case ISD::SRCVALUE: return "SrcValue";
126 case ISD::MDNODE_SDNODE: return "MDNode";
127 case ISD::EntryToken: return "EntryToken";
128 case ISD::TokenFactor: return "TokenFactor";
129 case ISD::AssertSext: return "AssertSext";
130 case ISD::AssertZext: return "AssertZext";
131 case ISD::AssertNoFPClass: return "AssertNoFPClass";
132 case ISD::AssertAlign: return "AssertAlign";
133
134 case ISD::BasicBlock: return "BasicBlock";
135 case ISD::VALUETYPE: return "ValueType";
136 case ISD::Register: return "Register";
137 case ISD::RegisterMask: return "RegisterMask";
138 case ISD::Constant:
139 if (cast<ConstantSDNode>(this)->isOpaque())
140 return "OpaqueConstant";
141 return "Constant";
142 case ISD::ConstantFP: return "ConstantFP";
143 case ISD::GlobalAddress: return "GlobalAddress";
144 case ISD::GlobalTLSAddress: return "GlobalTLSAddress";
145 case ISD::PtrAuthGlobalAddress: return "PtrAuthGlobalAddress";
146 case ISD::FrameIndex: return "FrameIndex";
147 case ISD::JumpTable: return "JumpTable";
149 return "JUMP_TABLE_DEBUG_INFO";
150 case ISD::GLOBAL_OFFSET_TABLE: return "GLOBAL_OFFSET_TABLE";
151 case ISD::RETURNADDR: return "RETURNADDR";
152 case ISD::ADDROFRETURNADDR: return "ADDROFRETURNADDR";
153 case ISD::FRAMEADDR: return "FRAMEADDR";
154 case ISD::SPONENTRY: return "SPONENTRY";
155 case ISD::STACKADDRESS: return "STACKADDRESS";
156 case ISD::LOCAL_RECOVER: return "LOCAL_RECOVER";
157 case ISD::READ_REGISTER: return "READ_REGISTER";
158 case ISD::WRITE_REGISTER: return "WRITE_REGISTER";
159 case ISD::FRAME_TO_ARGS_OFFSET: return "FRAME_TO_ARGS_OFFSET";
160 case ISD::EH_DWARF_CFA: return "EH_DWARF_CFA";
161 case ISD::EH_RETURN: return "EH_RETURN";
162 case ISD::EH_SJLJ_SETJMP: return "EH_SJLJ_SETJMP";
163 case ISD::EH_SJLJ_LONGJMP: return "EH_SJLJ_LONGJMP";
164 case ISD::EH_SJLJ_SETUP_DISPATCH: return "EH_SJLJ_SETUP_DISPATCH";
165 case ISD::ConstantPool: return "ConstantPool";
166 case ISD::TargetIndex: return "TargetIndex";
167 case ISD::ExternalSymbol: return "ExternalSymbol";
168 case ISD::BlockAddress: return "BlockAddress";
172 unsigned OpNo = getOpcode() == ISD::INTRINSIC_WO_CHAIN ? 0 : 1;
173 unsigned IID = getOperand(OpNo)->getAsZExtVal();
174 if (IID < Intrinsic::num_intrinsics)
176 if (!G)
177 return "Unknown intrinsic";
178 llvm_unreachable("Invalid intrinsic ID");
179 }
180
181 case ISD::BUILD_VECTOR: return "BUILD_VECTOR";
183 if (cast<ConstantSDNode>(this)->isOpaque())
184 return "OpaqueTargetConstant";
185 return "TargetConstant";
186
187 case ISD::TargetConstantFP: return "TargetConstantFP";
188 case ISD::TargetGlobalAddress: return "TargetGlobalAddress";
189 case ISD::TargetGlobalTLSAddress: return "TargetGlobalTLSAddress";
190 case ISD::TargetFrameIndex: return "TargetFrameIndex";
191 case ISD::TargetJumpTable: return "TargetJumpTable";
192 case ISD::TargetConstantPool: return "TargetConstantPool";
193 case ISD::TargetExternalSymbol: return "TargetExternalSymbol";
194 case ISD::MCSymbol: return "MCSymbol";
195 case ISD::TargetBlockAddress: return "TargetBlockAddress";
196
197 case ISD::CopyToReg: return "CopyToReg";
198 case ISD::CopyFromReg: return "CopyFromReg";
199 case ISD::UNDEF: return "undef";
200 case ISD::POISON: return "poison";
201 case ISD::VSCALE: return "vscale";
202 case ISD::MERGE_VALUES: return "merge_values";
203 case ISD::INLINEASM: return "inlineasm";
204 case ISD::INLINEASM_BR: return "inlineasm_br";
205 case ISD::EH_LABEL: return "eh_label";
206 case ISD::ANNOTATION_LABEL: return "annotation_label";
207 case ISD::HANDLENODE: return "handlenode";
208
209 // Unary operators
210 case ISD::FABS: return "fabs";
211 case ISD::FMINNUM: return "fminnum";
212 case ISD::STRICT_FMINNUM: return "strict_fminnum";
213 case ISD::FMAXNUM: return "fmaxnum";
214 case ISD::STRICT_FMAXNUM: return "strict_fmaxnum";
215 case ISD::FMINNUM_IEEE: return "fminnum_ieee";
216 case ISD::FMAXNUM_IEEE: return "fmaxnum_ieee";
217 case ISD::FMINIMUM: return "fminimum";
218 case ISD::STRICT_FMINIMUM: return "strict_fminimum";
219 case ISD::FMAXIMUM: return "fmaximum";
220 case ISD::STRICT_FMAXIMUM: return "strict_fmaximum";
221 case ISD::FMINIMUMNUM: return "fminimumnum";
222 case ISD::FMAXIMUMNUM: return "fmaximumnum";
223 case ISD::PSEUDO_FMIN: return "pseudo_fmin";
224 case ISD::PSEUDO_FMAX: return "pseudo_fmax";
225 case ISD::STRICT_PSEUDO_FMIN: return "strict_pseudo_fmin";
226 case ISD::STRICT_PSEUDO_FMAX: return "strict_pseudo_fmax";
227 case ISD::FNEG: return "fneg";
228 case ISD::FSQRT: return "fsqrt";
229 case ISD::STRICT_FSQRT: return "strict_fsqrt";
230 case ISD::FCBRT: return "fcbrt";
231 case ISD::FSIN: return "fsin";
232 case ISD::STRICT_FSIN: return "strict_fsin";
233 case ISD::FCOS: return "fcos";
234 case ISD::STRICT_FCOS: return "strict_fcos";
235 case ISD::FSINCOS: return "fsincos";
236 case ISD::FSINCOSPI: return "fsincospi";
237 case ISD::FMODF: return "fmodf";
238 case ISD::FTAN: return "ftan";
239 case ISD::STRICT_FTAN: return "strict_ftan";
240 case ISD::FASIN: return "fasin";
241 case ISD::STRICT_FASIN: return "strict_fasin";
242 case ISD::FACOS: return "facos";
243 case ISD::STRICT_FACOS: return "strict_facos";
244 case ISD::FATAN: return "fatan";
245 case ISD::STRICT_FATAN: return "strict_fatan";
246 case ISD::FATAN2: return "fatan2";
247 case ISD::STRICT_FATAN2: return "strict_fatan2";
248 case ISD::FSINH: return "fsinh";
249 case ISD::STRICT_FSINH: return "strict_fsinh";
250 case ISD::FCOSH: return "fcosh";
251 case ISD::STRICT_FCOSH: return "strict_fcosh";
252 case ISD::FTANH: return "ftanh";
253 case ISD::STRICT_FTANH: return "strict_ftanh";
254 case ISD::FTRUNC: return "ftrunc";
255 case ISD::STRICT_FTRUNC: return "strict_ftrunc";
256 case ISD::FFLOOR: return "ffloor";
257 case ISD::STRICT_FFLOOR: return "strict_ffloor";
258 case ISD::FCEIL: return "fceil";
259 case ISD::STRICT_FCEIL: return "strict_fceil";
260 case ISD::FRINT: return "frint";
261 case ISD::STRICT_FRINT: return "strict_frint";
262 case ISD::FNEARBYINT: return "fnearbyint";
263 case ISD::STRICT_FNEARBYINT: return "strict_fnearbyint";
264 case ISD::FROUND: return "fround";
265 case ISD::STRICT_FROUND: return "strict_fround";
266 case ISD::FROUNDEVEN: return "froundeven";
267 case ISD::STRICT_FROUNDEVEN: return "strict_froundeven";
268 case ISD::FEXP: return "fexp";
269 case ISD::STRICT_FEXP: return "strict_fexp";
270 case ISD::FEXP2: return "fexp2";
271 case ISD::STRICT_FEXP2: return "strict_fexp2";
272 case ISD::FEXP10: return "fexp10";
273 case ISD::FLOG: return "flog";
274 case ISD::STRICT_FLOG: return "strict_flog";
275 case ISD::FLOG2: return "flog2";
276 case ISD::STRICT_FLOG2: return "strict_flog2";
277 case ISD::FLOG10: return "flog10";
278 case ISD::STRICT_FLOG10: return "strict_flog10";
279
280 // Binary operators
281 case ISD::ADD: return "add";
282 case ISD::PTRADD: return "ptradd";
283 case ISD::SUB: return "sub";
284 case ISD::MUL: return "mul";
285 case ISD::MULHU: return "mulhu";
286 case ISD::MULHS: return "mulhs";
287 case ISD::AVGFLOORU: return "avgflooru";
288 case ISD::AVGFLOORS: return "avgfloors";
289 case ISD::AVGCEILU: return "avgceilu";
290 case ISD::AVGCEILS: return "avgceils";
291 case ISD::ABDS: return "abds";
292 case ISD::ABDU: return "abdu";
293 case ISD::SDIV: return "sdiv";
294 case ISD::UDIV: return "udiv";
295 case ISD::SREM: return "srem";
296 case ISD::UREM: return "urem";
297 case ISD::SMUL_LOHI: return "smul_lohi";
298 case ISD::UMUL_LOHI: return "umul_lohi";
299 case ISD::SDIVREM: return "sdivrem";
300 case ISD::UDIVREM: return "udivrem";
301 case ISD::AND: return "and";
302 case ISD::OR: return "or";
303 case ISD::XOR: return "xor";
304 case ISD::SHL: return "shl";
305 case ISD::SRA: return "sra";
306 case ISD::SRL: return "srl";
307 case ISD::ROTL: return "rotl";
308 case ISD::ROTR: return "rotr";
309 case ISD::FSHL: return "fshl";
310 case ISD::FSHR: return "fshr";
311 case ISD::CLMUL: return "clmul";
312 case ISD::CLMULR: return "clmulr";
313 case ISD::CLMULH: return "clmulh";
314 case ISD::PEXT: return "pext";
315 case ISD::PDEP: return "pdep";
316 case ISD::FADD: return "fadd";
317 case ISD::STRICT_FADD: return "strict_fadd";
318 case ISD::FSUB: return "fsub";
319 case ISD::STRICT_FSUB: return "strict_fsub";
320 case ISD::FMUL: return "fmul";
321 case ISD::STRICT_FMUL: return "strict_fmul";
322 case ISD::FDIV: return "fdiv";
323 case ISD::STRICT_FDIV: return "strict_fdiv";
324 case ISD::FMA: return "fma";
325 case ISD::STRICT_FMA: return "strict_fma";
326 case ISD::FMAD: return "fmad";
327 case ISD::FMULADD: return "fmuladd";
328 case ISD::FREM: return "frem";
329 case ISD::STRICT_FREM: return "strict_frem";
330 case ISD::FCOPYSIGN: return "fcopysign";
331 case ISD::FGETSIGN: return "fgetsign";
332 case ISD::FCANONICALIZE: return "fcanonicalize";
333 case ISD::IS_FPCLASS: return "is_fpclass";
334 case ISD::FPOW: return "fpow";
335 case ISD::STRICT_FPOW: return "strict_fpow";
336 case ISD::SMIN: return "smin";
337 case ISD::SMAX: return "smax";
338 case ISD::UMIN: return "umin";
339 case ISD::UMAX: return "umax";
340 case ISD::SCMP: return "scmp";
341 case ISD::UCMP: return "ucmp";
342
343 case ISD::FLDEXP: return "fldexp";
344 case ISD::STRICT_FLDEXP: return "strict_fldexp";
345 case ISD::FFREXP: return "ffrexp";
346 case ISD::FPOWI: return "fpowi";
347 case ISD::STRICT_FPOWI: return "strict_fpowi";
348 case ISD::SETCC: return "setcc";
349 case ISD::SETCCCARRY: return "setcccarry";
350 case ISD::STRICT_FSETCC: return "strict_fsetcc";
351 case ISD::STRICT_FSETCCS: return "strict_fsetccs";
352 case ISD::FPTRUNC_ROUND: return "fptrunc_round";
353 case ISD::SELECT: return "select";
354 case ISD::VSELECT: return "vselect";
355 case ISD::SELECT_CC: return "select_cc";
356 case ISD::INSERT_VECTOR_ELT: return "insert_vector_elt";
357 case ISD::EXTRACT_VECTOR_ELT: return "extract_vector_elt";
358 case ISD::CONCAT_VECTORS: return "concat_vectors";
359 case ISD::INSERT_SUBVECTOR: return "insert_subvector";
360 case ISD::EXTRACT_SUBVECTOR: return "extract_subvector";
361 case ISD::VECTOR_DEINTERLEAVE: return "vector_deinterleave";
362 case ISD::VECTOR_INTERLEAVE: return "vector_interleave";
363 case ISD::SCALAR_TO_VECTOR: return "scalar_to_vector";
364 case ISD::VECTOR_SHUFFLE: return "vector_shuffle";
365 case ISD::VECTOR_SPLICE_LEFT: return "vector_splice_left";
366 case ISD::VECTOR_SPLICE_RIGHT: return "vector_splice_right";
367 case ISD::SPLAT_VECTOR: return "splat_vector";
368 case ISD::SPLAT_VECTOR_PARTS: return "splat_vector_parts";
369 case ISD::VECTOR_REVERSE: return "vector_reverse";
370 case ISD::STEP_VECTOR: return "step_vector";
371 case ISD::CARRY_FALSE: return "carry_false";
372 case ISD::ADDC: return "addc";
373 case ISD::ADDE: return "adde";
374 case ISD::UADDO_CARRY: return "uaddo_carry";
375 case ISD::SADDO_CARRY: return "saddo_carry";
376 case ISD::SADDO: return "saddo";
377 case ISD::UADDO: return "uaddo";
378 case ISD::SSUBO: return "ssubo";
379 case ISD::USUBO: return "usubo";
380 case ISD::SMULO: return "smulo";
381 case ISD::UMULO: return "umulo";
382 case ISD::SUBC: return "subc";
383 case ISD::SUBE: return "sube";
384 case ISD::USUBO_CARRY: return "usubo_carry";
385 case ISD::SSUBO_CARRY: return "ssubo_carry";
386 case ISD::SHL_PARTS: return "shl_parts";
387 case ISD::SRA_PARTS: return "sra_parts";
388 case ISD::SRL_PARTS: return "srl_parts";
389
390 case ISD::SADDSAT: return "saddsat";
391 case ISD::UADDSAT: return "uaddsat";
392 case ISD::SSUBSAT: return "ssubsat";
393 case ISD::USUBSAT: return "usubsat";
394 case ISD::SSHLSAT: return "sshlsat";
395 case ISD::USHLSAT: return "ushlsat";
396
397 case ISD::SMULFIX: return "smulfix";
398 case ISD::SMULFIXSAT: return "smulfixsat";
399 case ISD::UMULFIX: return "umulfix";
400 case ISD::UMULFIXSAT: return "umulfixsat";
401
402 case ISD::SDIVFIX: return "sdivfix";
403 case ISD::SDIVFIXSAT: return "sdivfixsat";
404 case ISD::UDIVFIX: return "udivfix";
405 case ISD::UDIVFIXSAT: return "udivfixsat";
406
407 // Conversion operators.
408 case ISD::SIGN_EXTEND: return "sign_extend";
409 case ISD::ZERO_EXTEND: return "zero_extend";
410 case ISD::ANY_EXTEND: return "any_extend";
411 case ISD::SIGN_EXTEND_INREG: return "sign_extend_inreg";
412 case ISD::ANY_EXTEND_VECTOR_INREG: return "any_extend_vector_inreg";
413 case ISD::SIGN_EXTEND_VECTOR_INREG: return "sign_extend_vector_inreg";
414 case ISD::ZERO_EXTEND_VECTOR_INREG: return "zero_extend_vector_inreg";
415 case ISD::TRUNCATE: return "truncate";
416 case ISD::TRUNCATE_SSAT_S: return "truncate_ssat_s";
417 case ISD::TRUNCATE_SSAT_U: return "truncate_ssat_u";
418 case ISD::TRUNCATE_USAT_U: return "truncate_usat_u";
419 case ISD::FP_ROUND: return "fp_round";
420 case ISD::STRICT_FP_ROUND: return "strict_fp_round";
421 case ISD::FP_EXTEND: return "fp_extend";
422 case ISD::STRICT_FP_EXTEND: return "strict_fp_extend";
423
424 case ISD::SINT_TO_FP: return "sint_to_fp";
425 case ISD::STRICT_SINT_TO_FP: return "strict_sint_to_fp";
426 case ISD::UINT_TO_FP: return "uint_to_fp";
427 case ISD::STRICT_UINT_TO_FP: return "strict_uint_to_fp";
428 case ISD::FP_TO_SINT: return "fp_to_sint";
429 case ISD::STRICT_FP_TO_SINT: return "strict_fp_to_sint";
430 case ISD::FP_TO_UINT: return "fp_to_uint";
431 case ISD::STRICT_FP_TO_UINT: return "strict_fp_to_uint";
432 case ISD::FP_TO_SINT_SAT: return "fp_to_sint_sat";
433 case ISD::FP_TO_UINT_SAT: return "fp_to_uint_sat";
434 case ISD::BITCAST: return "bitcast";
435 case ISD::ADDRSPACECAST: return "addrspacecast";
436 case ISD::FP16_TO_FP: return "fp16_to_fp";
437 case ISD::STRICT_FP16_TO_FP: return "strict_fp16_to_fp";
438 case ISD::FP_TO_FP16: return "fp_to_fp16";
439 case ISD::STRICT_FP_TO_FP16: return "strict_fp_to_fp16";
440 case ISD::BF16_TO_FP: return "bf16_to_fp";
441 case ISD::STRICT_BF16_TO_FP: return "strict_bf16_to_fp";
442 case ISD::FP_TO_BF16: return "fp_to_bf16";
443 case ISD::STRICT_FP_TO_BF16: return "strict_fp_to_bf16";
444 case ISD::CONVERT_FROM_ARBITRARY_FP: return "convert_from_arbitrary_fp";
445 case ISD::CONVERT_TO_ARBITRARY_FP: return "convert_to_arbitrary_fp";
446 case ISD::LROUND: return "lround";
447 case ISD::STRICT_LROUND: return "strict_lround";
448 case ISD::LLROUND: return "llround";
449 case ISD::STRICT_LLROUND: return "strict_llround";
450 case ISD::LRINT: return "lrint";
451 case ISD::STRICT_LRINT: return "strict_lrint";
452 case ISD::LLRINT: return "llrint";
453 case ISD::STRICT_LLRINT: return "strict_llrint";
454
455 // Control flow instructions
456 case ISD::BR: return "br";
457 case ISD::BRIND: return "brind";
458 case ISD::BR_JT: return "br_jt";
459 case ISD::BRCOND: return "brcond";
460 case ISD::BR_CC: return "br_cc";
461 case ISD::CALLSEQ_START: return "callseq_start";
462 case ISD::CALLSEQ_END: return "callseq_end";
463
464 // EH instructions
465 case ISD::CATCHRET: return "catchret";
466 case ISD::CLEANUPRET: return "cleanupret";
467
468 // Other operators
469 case ISD::LOAD: return "load";
470 case ISD::STORE: return "store";
471 case ISD::MLOAD: return "masked_load";
472 case ISD::MSTORE: return "masked_store";
473 case ISD::MGATHER: return "masked_gather";
474 case ISD::MSCATTER: return "masked_scatter";
475 case ISD::VECTOR_COMPRESS: return "vector_compress";
476 case ISD::VAARG: return "vaarg";
477 case ISD::VACOPY: return "vacopy";
478 case ISD::VAEND: return "vaend";
479 case ISD::VASTART: return "vastart";
480 case ISD::DYNAMIC_STACKALLOC: return "dynamic_stackalloc";
481 case ISD::EXTRACT_ELEMENT: return "extract_element";
482 case ISD::BUILD_PAIR: return "build_pair";
483 case ISD::STACKSAVE: return "stacksave";
484 case ISD::STACKRESTORE: return "stackrestore";
485 case ISD::TRAP: return "trap";
486 case ISD::DEBUGTRAP: return "debugtrap";
487 case ISD::UBSANTRAP: return "ubsantrap";
488 case ISD::LIFETIME_START: return "lifetime.start";
489 case ISD::LIFETIME_END: return "lifetime.end";
490 case ISD::FAKE_USE:
491 return "fake_use";
492 case ISD::RELOC_NONE:
493 return "reloc_none";
494 case ISD::COND_LOOP:
495 return "cond_loop";
497 return "pseudoprobe";
498 case ISD::GC_TRANSITION_START: return "gc_transition.start";
499 case ISD::GC_TRANSITION_END: return "gc_transition.end";
500 case ISD::GET_DYNAMIC_AREA_OFFSET: return "get.dynamic.area.offset";
501 case ISD::FREEZE: return "freeze";
503 return "call_setup";
505 return "call_alloc";
506
507 // Floating point environment manipulation
508 case ISD::GET_ROUNDING: return "get_rounding";
509 case ISD::SET_ROUNDING: return "set_rounding";
510 case ISD::GET_FPENV: return "get_fpenv";
511 case ISD::SET_FPENV: return "set_fpenv";
512 case ISD::RESET_FPENV: return "reset_fpenv";
513 case ISD::GET_FPENV_MEM: return "get_fpenv_mem";
514 case ISD::SET_FPENV_MEM: return "set_fpenv_mem";
515 case ISD::GET_FPMODE: return "get_fpmode";
516 case ISD::SET_FPMODE: return "set_fpmode";
517 case ISD::RESET_FPMODE: return "reset_fpmode";
518
519 // Convergence control instructions
520 case ISD::CONVERGENCECTRL_ANCHOR: return "convergencectrl_anchor";
521 case ISD::CONVERGENCECTRL_ENTRY: return "convergencectrl_entry";
522 case ISD::CONVERGENCECTRL_LOOP: return "convergencectrl_loop";
523 case ISD::CONVERGENCECTRL_GLUE: return "convergencectrl_glue";
524
525 // Bit manipulation
526 case ISD::ABS: return "abs";
527 case ISD::ABS_MIN_POISON: return "abs_min_poison";
528 case ISD::BITREVERSE: return "bitreverse";
529 case ISD::BSWAP: return "bswap";
530 case ISD::CTPOP: return "ctpop";
531 case ISD::CTTZ: return "cttz";
532 case ISD::CTTZ_ZERO_POISON: return "cttz_zero_poison";
533 case ISD::CTLZ: return "ctlz";
534 case ISD::CTLZ_ZERO_POISON: return "ctlz_zero_poison";
535 case ISD::CTLS: return "ctls";
536 case ISD::PARITY: return "parity";
537
538 // Trampolines
539 case ISD::INIT_TRAMPOLINE: return "init_trampoline";
540 case ISD::ADJUST_TRAMPOLINE: return "adjust_trampoline";
541
542 // clang-format on
543
544 case ISD::CONDCODE:
545 switch (cast<CondCodeSDNode>(this)->get()) {
546 default: llvm_unreachable("Unknown setcc condition!");
547 case ISD::SETOEQ: return "setoeq";
548 case ISD::SETOGT: return "setogt";
549 case ISD::SETOGE: return "setoge";
550 case ISD::SETOLT: return "setolt";
551 case ISD::SETOLE: return "setole";
552 case ISD::SETONE: return "setone";
553
554 case ISD::SETO: return "seto";
555 case ISD::SETUO: return "setuo";
556 case ISD::SETUEQ: return "setueq";
557 case ISD::SETUGT: return "setugt";
558 case ISD::SETUGE: return "setuge";
559 case ISD::SETULT: return "setult";
560 case ISD::SETULE: return "setule";
561 case ISD::SETUNE: return "setune";
562
563 case ISD::SETEQ: return "seteq";
564 case ISD::SETGT: return "setgt";
565 case ISD::SETGE: return "setge";
566 case ISD::SETLT: return "setlt";
567 case ISD::SETLE: return "setle";
568 case ISD::SETNE: return "setne";
569
570 case ISD::SETTRUE: return "settrue";
571 case ISD::SETTRUE2: return "settrue2";
572 case ISD::SETFALSE: return "setfalse";
573 case ISD::SETFALSE2: return "setfalse2";
574 }
575 case ISD::VECREDUCE_FADD: return "vecreduce_fadd";
576 case ISD::VECREDUCE_SEQ_FADD: return "vecreduce_seq_fadd";
577 case ISD::VECREDUCE_FMUL: return "vecreduce_fmul";
578 case ISD::VECREDUCE_SEQ_FMUL: return "vecreduce_seq_fmul";
579 case ISD::VECREDUCE_ADD: return "vecreduce_add";
580 case ISD::VECREDUCE_MUL: return "vecreduce_mul";
581 case ISD::VECREDUCE_AND: return "vecreduce_and";
582 case ISD::VECREDUCE_OR: return "vecreduce_or";
583 case ISD::VECREDUCE_XOR: return "vecreduce_xor";
584 case ISD::VECREDUCE_SMAX: return "vecreduce_smax";
585 case ISD::VECREDUCE_SMIN: return "vecreduce_smin";
586 case ISD::VECREDUCE_UMAX: return "vecreduce_umax";
587 case ISD::VECREDUCE_UMIN: return "vecreduce_umin";
588 case ISD::VECREDUCE_FMAX: return "vecreduce_fmax";
589 case ISD::VECREDUCE_FMIN: return "vecreduce_fmin";
590 case ISD::VECREDUCE_FMAXIMUM: return "vecreduce_fmaximum";
592 return "vecreduce_fminimumnum";
594 return "vecreduce_fmaximumnum";
595 case ISD::VECREDUCE_FMINIMUM: return "vecreduce_fminimum";
596 case ISD::STACKMAP:
597 return "stackmap";
598 case ISD::PATCHPOINT:
599 return "patchpoint";
600 case ISD::CLEAR_CACHE:
601 return "clear_cache";
602
604 return "histogram";
605
606 case ISD::CTTZ_ELTS:
607 return "cttz_elts";
609 return "cttz_elts_zero_poison";
610
612 return "find_last_active";
613
615 return "get_active_lane_mask";
616
618 return "vector_match";
619
621 return "partial_reduce_umla";
623 return "partial_reduce_smla";
625 return "partial_reduce_sumla";
627 return "partial_reduce_fmla";
629 return "loop_dep_war";
631 return "loop_dep_raw";
632 case ISD::MASKED_UDIV:
633 return "masked_udiv";
634 case ISD::MASKED_SDIV:
635 return "masked_sdiv";
636 case ISD::MASKED_UREM:
637 return "masked_urem";
638 case ISD::MASKED_SREM:
639 return "masked_srem";
640
641 // Vector Predication
642#define BEGIN_REGISTER_VP_SDNODE(SDID, LEGALARG, NAME, ...) \
643 case ISD::SDID: \
644 return #NAME;
645#include "llvm/IR/VPIntrinsics.def"
646 }
647}
648
650 switch (AM) {
651 default: return "";
652 case ISD::PRE_INC: return "<pre-inc>";
653 case ISD::PRE_DEC: return "<pre-dec>";
654 case ISD::POST_INC: return "<post-inc>";
655 case ISD::POST_DEC: return "<post-dec>";
656 }
657}
658
660 return Printable([&Node](raw_ostream &OS) {
661#ifndef NDEBUG
662 static const raw_ostream::Colors Color[] = {
666 };
667 OS.changeColor(Color[Node.PersistentId % std::size(Color)]);
668 OS << 't' << Node.PersistentId;
669 OS.resetColor();
670#else
671 OS << (const void*)&Node;
672#endif
673 });
674}
675
676// Print the MMO with more information from the SelectionDAG.
678 const MachineFunction *MF, const Module *M,
679 const MachineFrameInfo *MFI,
680 const TargetInstrInfo *TII, LLVMContext &Ctx) {
681 ModuleSlotTracker MST(M);
682 if (MF)
685 MMO.print(OS, MST, SSNs, Ctx, MFI, TII);
686}
687
689 const SelectionDAG *G) {
690 if (G) {
691 const MachineFunction *MF = &G->getMachineFunction();
692 return printMemOperand(OS, MMO, MF, MF->getFunction().getParent(),
693 &MF->getFrameInfo(),
694 G->getSubtarget().getInstrInfo(), *G->getContext());
695 }
696
697 LLVMContext Ctx;
698 return printMemOperand(OS, MMO, /*MF=*/nullptr, /*M=*/nullptr,
699 /*MFI=*/nullptr, /*TII=*/nullptr, Ctx);
700}
701
702#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)
703LLVM_DUMP_METHOD void SDNode::dump() const { dump(nullptr); }
704
706 print(dbgs(), G);
707 dbgs() << '\n';
708}
709#endif
710
712 for (unsigned i = 0, e = getNumValues(); i != e; ++i) {
713 if (i) OS << ",";
714 if (getValueType(i) == MVT::Other)
715 OS << "ch";
716 else
717 OS << getValueType(i).getEVTString();
718 }
719}
720
723 OS << " nuw";
724
726 OS << " nsw";
727
728 if (getFlags().hasExact())
729 OS << " exact";
730
731 if (getFlags().hasDisjoint())
732 OS << " disjoint";
733
734 if (getFlags().hasSameSign())
735 OS << " samesign";
736
737 if (getFlags().hasInBounds())
738 OS << " inbounds";
739
740 if (getFlags().hasNonNeg())
741 OS << " nneg";
742
743 if (getFlags().hasNoNaNs())
744 OS << " nnan";
745
746 if (getFlags().hasNoInfs())
747 OS << " ninf";
748
749 if (getFlags().hasNoSignedZeros())
750 OS << " nsz";
751
752 if (getFlags().hasAllowReciprocal())
753 OS << " arcp";
754
755 if (getFlags().hasAllowContract())
756 OS << " contract";
757
758 if (getFlags().hasApproximateFuncs())
759 OS << " afn";
760
761 if (getFlags().hasAllowReassociation())
762 OS << " reassoc";
763
764 if (getFlags().hasNoFPExcept())
765 OS << " nofpexcept";
766
767 if (getFlags().hasNoConvergent())
768 OS << " noconvergent";
769
770 if (const MachineSDNode *MN = dyn_cast<MachineSDNode>(this)) {
771 if (!MN->memoperands_empty()) {
772 OS << "<";
773 OS << "Mem:";
774 for (MachineSDNode::mmo_iterator i = MN->memoperands_begin(),
775 e = MN->memoperands_end(); i != e; ++i) {
776 printMemOperand(OS, **i, G);
777 if (std::next(i) != e)
778 OS << " ";
779 }
780 OS << ">";
781 }
782 } else if (const ShuffleVectorSDNode *SVN =
784 OS << "<";
785 for (unsigned i = 0, e = ValueList[0].getVectorNumElements(); i != e; ++i) {
786 int Idx = SVN->getMaskElt(i);
787 if (i) OS << ",";
788 if (Idx < 0)
789 OS << "u";
790 else
791 OS << Idx;
792 }
793 OS << ">";
794 } else if (const ConstantSDNode *CSDN = dyn_cast<ConstantSDNode>(this)) {
795 OS << '<' << CSDN->getAPIntValue() << '>';
796 } else if (const ConstantFPSDNode *CSDN = dyn_cast<ConstantFPSDNode>(this)) {
797 if (&CSDN->getValueAPF().getSemantics() == &APFloat::IEEEsingle())
798 OS << '<' << CSDN->getValueAPF().convertToFloat() << '>';
799 else if (&CSDN->getValueAPF().getSemantics() == &APFloat::IEEEdouble())
800 OS << '<' << CSDN->getValueAPF().convertToDouble() << '>';
801 else {
802 OS << "<APFloat(";
803 CSDN->getValueAPF().bitcastToAPInt().print(OS, false);
804 OS << ")>";
805 }
806 } else if (const GlobalAddressSDNode *GADN =
808 int64_t offset = GADN->getOffset();
809 OS << '<';
810 GADN->getGlobal()->printAsOperand(OS);
811 OS << '>';
812 if (offset > 0)
813 OS << " + " << offset;
814 else
815 OS << " " << offset;
816 if (unsigned int TF = GADN->getTargetFlags())
817 OS << " [TF=" << TF << ']';
818 } else if (const FrameIndexSDNode *FIDN = dyn_cast<FrameIndexSDNode>(this)) {
819 OS << "<" << FIDN->getIndex() << ">";
820 } else if (const JumpTableSDNode *JTDN = dyn_cast<JumpTableSDNode>(this)) {
821 OS << "<" << JTDN->getIndex() << ">";
822 if (unsigned int TF = JTDN->getTargetFlags())
823 OS << " [TF=" << TF << ']';
824 } else if (const ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(this)){
825 int offset = CP->getOffset();
826 if (CP->isMachineConstantPoolEntry())
827 OS << "<" << *CP->getMachineCPVal() << ">";
828 else
829 OS << "<" << *CP->getConstVal() << ">";
830 if (offset > 0)
831 OS << " + " << offset;
832 else
833 OS << " " << offset;
834 if (unsigned int TF = CP->getTargetFlags())
835 OS << " [TF=" << TF << ']';
836 } else if (const TargetIndexSDNode *TI = dyn_cast<TargetIndexSDNode>(this)) {
837 OS << "<" << TI->getIndex() << '+' << TI->getOffset() << ">";
838 if (unsigned TF = TI->getTargetFlags())
839 OS << " [TF=" << TF << ']';
840 } else if (const BasicBlockSDNode *BBDN = dyn_cast<BasicBlockSDNode>(this)) {
841 OS << "<";
842 const Value *LBB = (const Value*)BBDN->getBasicBlock()->getBasicBlock();
843 if (LBB)
844 OS << LBB->getName() << " ";
845 OS << (const void*)BBDN->getBasicBlock() << ">";
846 } else if (const RegisterSDNode *R = dyn_cast<RegisterSDNode>(this)) {
847 OS << ' ' << printReg(R->getReg(),
848 G ? G->getSubtarget().getRegisterInfo() : nullptr);
849 } else if (const ExternalSymbolSDNode *ES =
851 OS << "'" << ES->getSymbol() << "'";
852 if (unsigned int TF = ES->getTargetFlags())
853 OS << " [TF=" << TF << ']';
854 } else if (const SrcValueSDNode *M = dyn_cast<SrcValueSDNode>(this)) {
855 if (M->getValue())
856 OS << "<" << M->getValue() << ">";
857 else
858 OS << "<null>";
859 } else if (const MDNodeSDNode *MD = dyn_cast<MDNodeSDNode>(this)) {
860 if (MD->getMD())
861 OS << "<" << MD->getMD() << ">";
862 else
863 OS << "<null>";
864 } else if (const VTSDNode *N = dyn_cast<VTSDNode>(this)) {
865 OS << ":" << N->getVT();
866 }
867 else if (const LoadSDNode *LD = dyn_cast<LoadSDNode>(this)) {
868 OS << "<";
869
870 printMemOperand(OS, *LD->getMemOperand(), G);
871
872 bool doExt = true;
873 switch (LD->getExtensionType()) {
874 default: doExt = false; break;
875 case ISD::EXTLOAD: OS << ", anyext"; break;
876 case ISD::SEXTLOAD: OS << ", sext"; break;
877 case ISD::ZEXTLOAD: OS << ", zext"; break;
878 }
879 if (doExt)
880 OS << " from " << LD->getMemoryVT();
881
882 const char *AM = getIndexedModeName(LD->getAddressingMode());
883 if (*AM)
884 OS << ", " << AM;
885
886 OS << ">";
887 } else if (const StoreSDNode *ST = dyn_cast<StoreSDNode>(this)) {
888 OS << "<";
889 printMemOperand(OS, *ST->getMemOperand(), G);
890
891 if (ST->isTruncatingStore())
892 OS << ", trunc to " << ST->getMemoryVT();
893
894 const char *AM = getIndexedModeName(ST->getAddressingMode());
895 if (*AM)
896 OS << ", " << AM;
897
898 OS << ">";
899 } else if (const MaskedLoadSDNode *MLd = dyn_cast<MaskedLoadSDNode>(this)) {
900 OS << "<";
901
902 printMemOperand(OS, *MLd->getMemOperand(), G);
903
904 bool doExt = true;
905 switch (MLd->getExtensionType()) {
906 default: doExt = false; break;
907 case ISD::EXTLOAD: OS << ", anyext"; break;
908 case ISD::SEXTLOAD: OS << ", sext"; break;
909 case ISD::ZEXTLOAD: OS << ", zext"; break;
910 }
911 if (doExt)
912 OS << " from " << MLd->getMemoryVT();
913
914 const char *AM = getIndexedModeName(MLd->getAddressingMode());
915 if (*AM)
916 OS << ", " << AM;
917
918 if (MLd->isExpandingLoad())
919 OS << ", expanding";
920
921 OS << ">";
922 } else if (const MaskedStoreSDNode *MSt = dyn_cast<MaskedStoreSDNode>(this)) {
923 OS << "<";
924 printMemOperand(OS, *MSt->getMemOperand(), G);
925
926 if (MSt->isTruncatingStore())
927 OS << ", trunc to " << MSt->getMemoryVT();
928
929 const char *AM = getIndexedModeName(MSt->getAddressingMode());
930 if (*AM)
931 OS << ", " << AM;
932
933 if (MSt->isCompressingStore())
934 OS << ", compressing";
935
936 OS << ">";
937 } else if (const auto *MGather = dyn_cast<MaskedGatherSDNode>(this)) {
938 OS << "<";
939 printMemOperand(OS, *MGather->getMemOperand(), G);
940
941 bool doExt = true;
942 switch (MGather->getExtensionType()) {
943 default: doExt = false; break;
944 case ISD::EXTLOAD: OS << ", anyext"; break;
945 case ISD::SEXTLOAD: OS << ", sext"; break;
946 case ISD::ZEXTLOAD: OS << ", zext"; break;
947 }
948 if (doExt)
949 OS << " from " << MGather->getMemoryVT();
950
951 auto Signed = MGather->isIndexSigned() ? "signed" : "unsigned";
952 auto Scaled = MGather->isIndexScaled() ? "scaled" : "unscaled";
953 OS << ", " << Signed << " " << Scaled << " offset";
954
955 OS << ">";
956 } else if (const auto *MScatter = dyn_cast<MaskedScatterSDNode>(this)) {
957 OS << "<";
958 printMemOperand(OS, *MScatter->getMemOperand(), G);
959
960 if (MScatter->isTruncatingStore())
961 OS << ", trunc to " << MScatter->getMemoryVT();
962
963 auto Signed = MScatter->isIndexSigned() ? "signed" : "unsigned";
964 auto Scaled = MScatter->isIndexScaled() ? "scaled" : "unscaled";
965 OS << ", " << Signed << " " << Scaled << " offset";
966
967 OS << ">";
968 } else if (const MemSDNode *M = dyn_cast<MemSDNode>(this)) {
969 OS << "<";
970 interleaveComma(M->memoperands(), OS, [&](const MachineMemOperand *MMO) {
971 printMemOperand(OS, *MMO, G);
972 });
973 if (auto *A = dyn_cast<AtomicSDNode>(M))
974 if (A->getOpcode() == ISD::ATOMIC_LOAD) {
975 bool doExt = true;
976 switch (A->getExtensionType()) {
977 default: doExt = false; break;
978 case ISD::EXTLOAD: OS << ", anyext"; break;
979 case ISD::SEXTLOAD: OS << ", sext"; break;
980 case ISD::ZEXTLOAD: OS << ", zext"; break;
981 }
982 if (doExt)
983 OS << " from " << A->getMemoryVT();
984 }
985 OS << ">";
986 } else if (const BlockAddressSDNode *BA =
988 int64_t offset = BA->getOffset();
989 OS << "<";
990 BA->getBlockAddress()->getFunction()->printAsOperand(OS, false);
991 OS << ", ";
992 BA->getBlockAddress()->getBasicBlock()->printAsOperand(OS, false);
993 OS << ">";
994 if (offset > 0)
995 OS << " + " << offset;
996 else
997 OS << " " << offset;
998 if (unsigned int TF = BA->getTargetFlags())
999 OS << " [TF=" << TF << ']';
1000 } else if (const AddrSpaceCastSDNode *ASC =
1002 OS << '['
1003 << ASC->getSrcAddressSpace()
1004 << " -> "
1005 << ASC->getDestAddressSpace()
1006 << ']';
1007 } else if (const auto *AA = dyn_cast<AssertAlignSDNode>(this)) {
1008 OS << '<' << AA->getAlign().value() << '>';
1009 }
1010
1011 if (VerboseDAGDumping) {
1012 if (unsigned Order = getIROrder())
1013 OS << " [ORD=" << Order << ']';
1014
1015 if (getNodeId() != -1)
1016 OS << " [ID=" << getNodeId() << ']';
1017 if (!(isa<ConstantSDNode>(this) || (isa<ConstantFPSDNode>(this))))
1018 OS << " # D:" << isDivergent();
1019
1020 if (G && !G->GetDbgValues(this).empty()) {
1021 OS << " [NoOfDbgValues=" << G->GetDbgValues(this).size() << ']';
1022 for (SDDbgValue *Dbg : G->GetDbgValues(this))
1023 if (!Dbg->isInvalidated())
1024 Dbg->print(OS);
1025 } else if (getHasDebugValue())
1026 OS << " [NoOfDbgValues>0]";
1027
1028 if (const auto *MD = G ? G->getPCSections(this) : nullptr) {
1029 OS << " [pcsections ";
1030 MD->printAsOperand(OS, G->getMachineFunction().getFunction().getParent());
1031 OS << ']';
1032 }
1033
1034 if (MDNode *MMRA = G ? G->getMMRAMetadata(this) : nullptr) {
1035 OS << " [mmra ";
1036 MMRA->printAsOperand(OS,
1037 G->getMachineFunction().getFunction().getParent());
1038 OS << ']';
1039 }
1040 }
1041}
1042
1044 OS << " DbgVal(Order=" << getOrder() << ')';
1045 if (isInvalidated())
1046 OS << "(Invalidated)";
1047 if (isEmitted())
1048 OS << "(Emitted)";
1049 OS << "(";
1050 bool Comma = false;
1051 for (const SDDbgOperand &Op : getLocationOps()) {
1052 if (Comma)
1053 OS << ", ";
1054 switch (Op.getKind()) {
1056 if (Op.getSDNode())
1057 OS << "SDNODE=" << PrintNodeId(*Op.getSDNode()) << ':' << Op.getResNo();
1058 else
1059 OS << "SDNODE";
1060 break;
1062 OS << "CONST";
1063 break;
1065 OS << "FRAMEIX=" << Op.getFrameIx();
1066 break;
1067 case SDDbgOperand::VREG:
1068 OS << "VREG=" << printReg(Op.getVReg());
1069 break;
1070 }
1071 Comma = true;
1072 }
1073 OS << ")";
1074 if (isIndirect()) OS << "(Indirect)";
1075 if (isVariadic())
1076 OS << "(Variadic)";
1077 OS << ":\"" << Var->getName() << '"';
1078#ifndef NDEBUG
1079 if (Expr->getNumElements())
1080 Expr->dump();
1081#endif
1082}
1083
1084#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)
1086 if (isInvalidated())
1087 return;
1088 print(dbgs());
1089 dbgs() << "\n";
1090}
1091#endif
1092
1093/// Return true if this node is so simple that we should just print it inline
1094/// if it appears as an operand.
1095static bool shouldPrintInline(const SDNode &Node, const SelectionDAG *G) {
1096 // Avoid lots of cluttering when inline printing nodes with associated
1097 // DbgValues in verbose mode.
1098 if (VerboseDAGDumping && G && !G->GetDbgValues(&Node).empty())
1099 return false;
1100 if (Node.getOpcode() == ISD::EntryToken)
1101 return false;
1102 return Node.getNumOperands() == 0;
1103}
1104
1105#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)
1106static void DumpNodes(const SDNode *N, unsigned indent, const SelectionDAG *G) {
1107 for (const SDValue &Op : N->op_values()) {
1108 if (shouldPrintInline(*Op.getNode(), G))
1109 continue;
1110 if (Op.getNode()->hasOneUse())
1111 DumpNodes(Op.getNode(), indent+2, G);
1112 }
1113
1114 dbgs().indent(indent);
1115 N->dump(G);
1116}
1117
1119
1120LLVM_DUMP_METHOD void SelectionDAG::dump(bool Sorted) const {
1121 dbgs() << "SelectionDAG has " << AllNodes.size() << " nodes:\n";
1122
1123 auto dumpEachNode = [this](const SDNode &N) {
1124 if (!N.hasOneUse() && &N != getRoot().getNode() &&
1125 (!shouldPrintInline(N, this) || N.use_empty()))
1126 DumpNodes(&N, 2, this);
1127 };
1128
1129 if (Sorted) {
1130 SmallVector<const SDNode *> SortedNodes;
1131 SortedNodes.reserve(AllNodes.size());
1132 getTopologicallyOrderedNodes(SortedNodes);
1133 for (const SDNode *N : SortedNodes)
1134 dumpEachNode(*N);
1135 } else {
1136 for (const SDNode &N : allnodes())
1137 dumpEachNode(N);
1138 }
1139
1140 if (getRoot().getNode()) DumpNodes(getRoot().getNode(), 2, this);
1141 dbgs() << "\n";
1142
1143 if (VerboseDAGDumping) {
1144 if (DbgBegin() != DbgEnd())
1145 dbgs() << "SDDbgValues:\n";
1146 for (auto *Dbg : make_range(DbgBegin(), DbgEnd()))
1147 Dbg->dump();
1149 dbgs() << "Byval SDDbgValues:\n";
1150 for (auto *Dbg : make_range(ByvalParmDbgBegin(), ByvalParmDbgEnd()))
1151 Dbg->dump();
1152 }
1153 dbgs() << "\n";
1154}
1155#endif
1156
1157void SDNode::printr(raw_ostream &OS, const SelectionDAG *G) const {
1158 OS << PrintNodeId(*this) << ": ";
1159 print_types(OS, G);
1160 OS << " = " << getOperationName(G);
1161 print_details(OS, G);
1162}
1163
1164static bool printOperand(raw_ostream &OS, const SelectionDAG *G,
1165 const SDValue Value) {
1166 if (!Value.getNode()) {
1167 OS << "<null>";
1168 return false;
1169 }
1170
1171 if (shouldPrintInline(*Value.getNode(), G)) {
1172 OS << Value->getOperationName(G) << ':';
1173 Value->print_types(OS, G);
1174 Value->print_details(OS, G);
1175 return true;
1176 }
1177
1178 OS << PrintNodeId(*Value.getNode());
1179 if (unsigned RN = Value.getResNo())
1180 OS << ':' << RN;
1181 return false;
1182}
1183
1184#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)
1186
1187static void DumpNodesr(raw_ostream &OS, const SDNode *N, unsigned indent,
1188 const SelectionDAG *G, VisitedSDNodeSet &once) {
1189 if (!once.insert(N).second) // If we've been here before, return now.
1190 return;
1191
1192 // Dump the current SDNode, but don't end the line yet.
1193 OS.indent(indent);
1194 N->printr(OS, G);
1195
1196 // Having printed this SDNode, walk the children:
1197 for (unsigned i = 0, e = N->getNumOperands(); i != e; ++i) {
1198 if (i) OS << ",";
1199 OS << " ";
1200
1201 const SDValue Op = N->getOperand(i);
1202 bool printedInline = printOperand(OS, G, Op);
1203 if (printedInline)
1204 once.insert(Op.getNode());
1205 }
1206
1207 OS << "\n";
1208
1209 // Dump children that have grandchildren on their own line(s).
1210 for (const SDValue &Op : N->op_values())
1211 DumpNodesr(OS, Op.getNode(), indent+2, G, once);
1212}
1213
1215 VisitedSDNodeSet once;
1216 DumpNodesr(dbgs(), this, 0, nullptr, once);
1217}
1218
1220 VisitedSDNodeSet once;
1221 DumpNodesr(dbgs(), this, 0, G, once);
1222}
1223#endif
1224
1226 const SelectionDAG *G, unsigned depth,
1227 unsigned indent) {
1228 if (depth == 0)
1229 return;
1230
1231 OS.indent(indent);
1232
1233 N->print(OS, G);
1234
1235 for (const SDValue &Op : N->op_values()) {
1236 // Don't follow chain operands.
1237 if (Op.getValueType() == MVT::Other)
1238 continue;
1239 // Don't print children that were fully rendered inline.
1240 if (shouldPrintInline(*Op.getNode(), G))
1241 continue;
1242 OS << '\n';
1243 printrWithDepthHelper(OS, Op.getNode(), G, depth - 1, indent + 2);
1244 }
1245}
1246
1248 unsigned depth) const {
1249 printrWithDepthHelper(OS, this, G, depth, 0);
1250}
1251
1253 // Don't print impossibly deep things.
1254 printrWithDepth(OS, G, 10);
1255}
1256
1257#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)
1259void SDNode::dumprWithDepth(const SelectionDAG *G, unsigned depth) const {
1260 printrWithDepth(dbgs(), G, depth);
1261}
1262
1264 // Don't print impossibly deep things.
1265 dumprWithDepth(G, 10);
1266}
1267#endif
1268
1269void SDNode::print(raw_ostream &OS, const SelectionDAG *G) const {
1270 printr(OS, G);
1271 // Under VerboseDAGDumping divergence will be printed always.
1273 OS << " # D:1";
1274 for (unsigned i = 0, e = getNumOperands(); i != e; ++i) {
1275 if (i) OS << ", "; else OS << " ";
1276 printOperand(OS, G, getOperand(i));
1277 }
1278 if (DebugLoc DL = getDebugLoc()) {
1279 OS << ", ";
1280 DL.print(OS);
1281 }
1282 if (PrintSDNodeAddrs)
1283 OS << " ; " << this;
1284}
This file declares a class to represent arbitrary precision floating point values and provide a varie...
This file implements a class to represent arbitrary precision integral constant values and operations...
@ Scaled
MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL
static GCRegistry::Add< ErlangGC > A("erlang", "erlang-compatible garbage collector")
#define LLVM_DUMP_METHOD
Mark debug helper function definitions like dump() that should not be stripped from debug builds.
Definition Compiler.h:678
This file contains the declarations for the subclasses of Constant, which represent the different fla...
const HexagonInstrInfo * TII
static bool hasNoSignedWrap(BinaryOperator &I)
static bool hasNoUnsignedWrap(BinaryOperator &I)
#define G(x, y, z)
Definition MD5.cpp:55
This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ...
static Printable PrintNodeId(const SDNode &Node)
SmallPtrSet< const SDNode *, 32 > VisitedSDNodeSet
static cl::opt< bool > VerboseDAGDumping("dag-dump-verbose", cl::Hidden, cl::desc("Display more information when dumping selection " "DAG nodes."))
static bool printOperand(raw_ostream &OS, const SelectionDAG *G, const SDValue Value)
static bool shouldPrintInline(const SDNode &Node, const SelectionDAG *G)
Return true if this node is so simple that we should just print it inline if it appears as an operand...
static void DumpNodesr(raw_ostream &OS, const SDNode *N, unsigned indent, const SelectionDAG *G, VisitedSDNodeSet &once)
static cl::opt< bool > PrintSDNodeAddrs("print-sdnode-addrs", cl::Hidden, cl::desc("Print addresses of SDNodes when dumping"))
static void printMemOperand(raw_ostream &OS, const MachineMemOperand &MMO, const MachineFunction *MF, const Module *M, const MachineFrameInfo *MFI, const TargetInstrInfo *TII, LLVMContext &Ctx)
static void DumpNodes(const SDNode *N, unsigned indent, const SelectionDAG *G)
static void printrWithDepthHelper(raw_ostream &OS, const SDNode *N, const SelectionDAG *G, unsigned depth, unsigned indent)
This file defines the SmallPtrSet class.
This file contains some functions that are useful when dealing with strings.
This file describes how to lower LLVM code to machine code.
static const fltSemantics & IEEEsingle()
Definition APFloat.h:304
static const fltSemantics & IEEEdouble()
Definition APFloat.h:305
A debug info location.
Definition DebugLoc.h:126
Module * getParent()
Get the module that this global value is contained inside of...
This is an important class for using LLVM in a threaded context.
Definition LLVMContext.h:68
This class is used to represent ISD::LOAD nodes.
Metadata node.
Definition Metadata.h:1069
The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.
MachineFrameInfo & getFrameInfo()
getFrameInfo - Return the frame info object for the current function.
Function & getFunction()
Return the LLVM function that this machine code represents.
A description of a memory reference used in the backend.
LLVM_ABI void print(raw_ostream &OS, ModuleSlotTracker &MST, SmallVectorImpl< StringRef > &SSNs, const LLVMContext &Context, const MachineFrameInfo *MFI, const TargetInstrInfo *TII) const
Support for operator<<.
An SDNode that represents everything that will be needed to construct a MachineInstr.
ArrayRef< MachineMemOperand * >::const_iterator mmo_iterator
This class is used to represent an MLOAD node.
This class is used to represent an MSTORE node.
This is an abstract virtual class for memory operations.
Manage lifetime of a slot tracker for printing IR.
void incorporateFunction(const Function &F)
Incorporate the given function.
A Module instance is used to store all the information related to an LLVM module.
Definition Module.h:67
Simple wrapper around std::function<void(raw_ostream&)>.
Definition Printable.h:38
Holds the information for a single machine location through SDISel; either an SDNode,...
@ VREG
Value is a virtual register.
@ FRAMEIX
Value is contents of a stack location.
@ SDNODE
Value is the result of an expression.
@ CONST
Value is a constant.
Holds the information from a dbg_value node through SDISel.
bool isEmitted() const
LLVM_DUMP_METHOD void print(raw_ostream &OS) const
unsigned getOrder() const
Returns the SDNodeOrder.
LLVM_DUMP_METHOD void dump() const
bool isInvalidated() const
ArrayRef< SDDbgOperand > getLocationOps() const
bool isIndirect() const
Returns whether this is an indirect value.
bool isVariadic() const
Represents one node in the SelectionDAG.
bool isMachineOpcode() const
Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode.
LLVM_ABI void dumprFull(const SelectionDAG *G=nullptr) const
printrFull to dbgs().
int getNodeId() const
Return the unique node id.
LLVM_ABI void dump() const
Dump this node, for debugging.
unsigned getOpcode() const
Return the SelectionDAG opcode value for this node.
bool isDivergent() const
static LLVM_ABI const char * getIndexedModeName(ISD::MemIndexedMode AM)
unsigned getIROrder() const
Return the node ordering.
bool getHasDebugValue() const
LLVM_ABI void dumpr() const
Dump (recursively) this node and its use-def subgraph.
SDNodeFlags getFlags() const
LLVM_ABI std::string getOperationName(const SelectionDAG *G=nullptr) const
Return the opcode of this operation for printing.
LLVM_ABI void printrFull(raw_ostream &O, const SelectionDAG *G=nullptr) const
Print a SelectionDAG node and all children down to the leaves.
friend class SelectionDAG
LLVM_ABI void printr(raw_ostream &OS, const SelectionDAG *G=nullptr) const
uint64_t getAsZExtVal() const
Helper method returns the zero-extended integer value of a ConstantSDNode.
unsigned getNumValues() const
Return the number of values defined/returned by this operator.
unsigned getNumOperands() const
Return the number of values used by this operation.
unsigned getMachineOpcode() const
This may only be called if isMachineOpcode returns true.
const SDValue & getOperand(unsigned Num) const
LLVM_ABI void print(raw_ostream &OS, const SelectionDAG *G=nullptr) const
const DebugLoc & getDebugLoc() const
Return the source location info.
LLVM_ABI void printrWithDepth(raw_ostream &O, const SelectionDAG *G=nullptr, unsigned depth=100) const
Print a SelectionDAG node and children up to depth "depth." The given SelectionDAG allows target-spec...
LLVM_ABI void dumprWithDepth(const SelectionDAG *G=nullptr, unsigned depth=100) const
printrWithDepth to dbgs().
EVT getValueType(unsigned ResNo) const
Return the type of a specified result.
LLVM_ABI void print_details(raw_ostream &OS, const SelectionDAG *G) const
LLVM_ABI void print_types(raw_ostream &OS, const SelectionDAG *G) const
Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.
Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process...
virtual const char * getTargetNodeName(unsigned Opcode) const
Returns the name of the given target-specific opcode, suitable for debug printing.
This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...
const SDValue & getRoot() const
Return the root tag of the SelectionDAG.
SDDbgInfo::DbgIterator ByvalParmDbgEnd() const
SDDbgInfo::DbgIterator ByvalParmDbgBegin() const
SDDbgInfo::DbgIterator DbgEnd() const
LLVM_ABI void dump() const
Dump the textual format of this DAG.
SDDbgInfo::DbgIterator DbgBegin() const
iterator_range< allnodes_iterator > allnodes()
LLVM_ABI SDValue getNode(unsigned Opcode, const SDLoc &DL, EVT VT, ArrayRef< SDUse > Ops)
Gets or creates the specified node.
LLVM_ABI void getTopologicallyOrderedNodes(SmallVectorImpl< const SDNode * > &SortedNodes) const
Get all the nodes in their topological order without modifying any states.
This SDNode is used to implement the code generator support for the llvm IR shufflevector instruction...
std::pair< iterator, bool > insert(PtrType Ptr)
Inserts Ptr if and only if there is no element in the container equal to Ptr.
SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements.
void reserve(size_type N)
This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.
An SDNode that holds an arbitrary LLVM IR Value.
This class is used to represent ISD::STORE nodes.
std::string str() const
Get the contents as an std::string.
Definition StringRef.h:222
Completely target-dependent object reference.
TargetInstrInfo - Interface to description of machine instruction set.
This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...
virtual const char * getTargetNodeName(unsigned Opcode) const
This method returns the name of a target specific DAG node.
This class is used to represent EVT's, which are used to parameterize some operations.
LLVM Value Representation.
Definition Value.h:75
LLVM_ABI StringRef getName() const
Return a constant reference to the value's name.
Definition Value.cpp:319
This class implements an extremely fast bulk output stream that can only output to a stream.
Definition raw_ostream.h:53
virtual raw_ostream & changeColor(enum Colors Color, bool Bold=false, bool BG=false)
Changes the foreground color of text that will be output from this point forward.
virtual raw_ostream & resetColor()
Resets the colors to terminal defaults.
static constexpr Colors BLACK
static constexpr Colors GREEN
raw_ostream & indent(unsigned NumSpaces)
indent - Insert 'NumSpaces' spaces.
static constexpr Colors BLUE
static constexpr Colors RED
static constexpr Colors MAGENTA
static constexpr Colors YELLOW
static constexpr Colors CYAN
#define llvm_unreachable(msg)
Marks that the current location is not supposed to be reachable.
Abstract Attribute helper functions.
Definition Attributor.h:165
@ SETCC
SetCC operator - This evaluates to a true value iff the condition is true.
Definition ISDOpcodes.h:829
@ MERGE_VALUES
MERGE_VALUES - This node takes multiple discrete operands and returns them all as its individual resu...
Definition ISDOpcodes.h:261
@ STACKRESTORE
STACKRESTORE has two operands, an input chain and a pointer to restore to it returns an output chain.
@ STACKSAVE
STACKSAVE - STACKSAVE has one operand, an input chain.
@ TargetConstantPool
Definition ISDOpcodes.h:189
@ CONVERGENCECTRL_ANCHOR
The llvm.experimental.convergence.* intrinsics.
@ MDNODE_SDNODE
MDNODE_SDNODE - This is a node that holdes an MDNode*, which is used to reference metadata in the IR.
@ STRICT_FSETCC
STRICT_FSETCC/STRICT_FSETCCS - Constrained versions of SETCC, used for floating-point operands only.
Definition ISDOpcodes.h:513
@ PTRADD
PTRADD represents pointer arithmetic semantics, for targets that opt in using shouldPreservePtrArith(...
@ DELETED_NODE
DELETED_NODE - This is an illegal value that is used to catch errors.
Definition ISDOpcodes.h:45
@ POISON
POISON - A poison node.
Definition ISDOpcodes.h:236
@ SET_FPENV
Sets the current floating-point environment.
@ PARTIAL_REDUCE_SMLA
PARTIAL_REDUCE_[U|S]MLA(Accumulator, Input1, Input2) The partial reduction nodes sign or zero extend ...
@ LOOP_DEPENDENCE_RAW_MASK
@ VECREDUCE_SEQ_FADD
Generic reduction nodes.
@ COND_LOOP
COND_LOOP is a conditional branch to self, used for implementing efficient conditional traps.
@ MLOAD
Masked load and store - consecutive vector load and store operations with additional mask operand tha...
@ EH_SJLJ_LONGJMP
OUTCHAIN = EH_SJLJ_LONGJMP(INCHAIN, buffer) This corresponds to the eh.sjlj.longjmp intrinsic.
Definition ISDOpcodes.h:168
@ VECREDUCE_FMINIMUMNUM
@ FGETSIGN
INT = FGETSIGN(FP) - Return the sign bit of the specified floating point value as an integer 0/1 valu...
Definition ISDOpcodes.h:540
@ SMUL_LOHI
SMUL_LOHI/UMUL_LOHI - Multiply two integers of type iN, producing a signed/unsigned value of type i[2...
Definition ISDOpcodes.h:275
@ INSERT_SUBVECTOR
INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1.
Definition ISDOpcodes.h:602
@ STACKADDRESS
STACKADDRESS - Represents the llvm.stackaddress intrinsic.
Definition ISDOpcodes.h:127
@ JUMP_TABLE_DEBUG_INFO
JUMP_TABLE_DEBUG_INFO - Jumptable debug info.
@ BSWAP
Byte Swap and Counting operators.
Definition ISDOpcodes.h:789
@ SMULFIX
RESULT = [US]MULFIX(LHS, RHS, SCALE) - Perform fixed point multiplication on 2 integers with the same...
Definition ISDOpcodes.h:394
@ VAEND
VAEND, VASTART - VAEND and VASTART have three operands: an input chain, pointer, and a SRCVALUE.
@ TargetBlockAddress
Definition ISDOpcodes.h:191
@ ATOMIC_STORE
OUTCHAIN = ATOMIC_STORE(INCHAIN, val, ptr) This corresponds to "store atomic" instruction.
@ ADDC
Carry-setting nodes for multiple precision addition and subtraction.
Definition ISDOpcodes.h:294
@ FRAME_TO_ARGS_OFFSET
FRAME_TO_ARGS_OFFSET - This node represents offset from frame pointer to first (possible) on-stack ar...
Definition ISDOpcodes.h:145
@ RESET_FPENV
Set floating-point environment to default state.
@ FMAD
FMAD - Perform a * b + c, while getting the same result as the separately rounded operations.
Definition ISDOpcodes.h:524
@ ADD
Simple integer binary arithmetic operators.
Definition ISDOpcodes.h:264
@ LOAD
LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store...
@ SMULFIXSAT
Same as the corresponding unsaturated fixed point instructions, but the result is clamped between the...
Definition ISDOpcodes.h:400
@ SET_FPMODE
Sets the current dynamic floating-point control modes.
@ ANY_EXTEND
ANY_EXTEND - Used for integer types. The high bits are undefined.
Definition ISDOpcodes.h:863
@ CTTZ_ELTS
Returns the number of number of trailing (least significant) zero elements in a vector.
@ ATOMIC_LOAD_USUB_COND
@ FMA
FMA - Perform a * b + c with no intermediate rounding step.
Definition ISDOpcodes.h:520
@ VECTOR_FIND_LAST_ACTIVE
Finds the index of the last active mask element Operands: Mask.
@ FMODF
FMODF - Decomposes the operand into integral and fractional parts, each having the same type and sign...
@ PSEUDO_FMIN
PSEUDO_FMIN is strictly equivalent to op0 olt op1 ?
@ FATAN2
FATAN2 - atan2, inspired by libm.
@ FSINCOSPI
FSINCOSPI - Compute both the sine and cosine times pi more accurately than FSINCOS(pi*x),...
@ INTRINSIC_VOID
OUTCHAIN = INTRINSIC_VOID(INCHAIN, INTRINSICID, arg1, arg2, ...) This node represents a target intrin...
Definition ISDOpcodes.h:220
@ EH_SJLJ_SETUP_DISPATCH
OUTCHAIN = EH_SJLJ_SETUP_DISPATCH(INCHAIN) The target initializes the dispatch table here.
Definition ISDOpcodes.h:172
@ GlobalAddress
Definition ISDOpcodes.h:88
@ ATOMIC_CMP_SWAP_WITH_SUCCESS
Val, Success, OUTCHAIN = ATOMIC_CMP_SWAP_WITH_SUCCESS(INCHAIN, ptr, cmp, swap) N.b.
@ STRICT_FMINIMUM
Definition ISDOpcodes.h:473
@ SINT_TO_FP
[SU]INT_TO_FP - These operators convert integers (whose interpreted sign depends on the first letter)...
Definition ISDOpcodes.h:890
@ CONCAT_VECTORS
CONCAT_VECTORS(VECTOR0, VECTOR1, ...) - Given a number of values of vector type with the same length ...
Definition ISDOpcodes.h:586
@ VECREDUCE_FMAX
FMIN/FMAX nodes can have flags, for NaN/NoNaN variants.
@ FADD
Simple binary floating point operators.
Definition ISDOpcodes.h:417
@ VECREDUCE_FMAXIMUM
FMINIMUM/FMAXIMUM nodes propatate NaNs and signed zeroes using the llvm.minimum and llvm....
@ ABS
ABS - Determine the unsigned absolute value of a signed integer value of the same bitwidth.
Definition ISDOpcodes.h:749
@ MEMBARRIER
MEMBARRIER - Compiler barrier only; generate a no-op.
@ ATOMIC_FENCE
OUTCHAIN = ATOMIC_FENCE(INCHAIN, ordering, scope) This corresponds to the fence instruction.
@ RESET_FPMODE
Sets default dynamic floating-point control modes.
@ SIGN_EXTEND_VECTOR_INREG
SIGN_EXTEND_VECTOR_INREG(Vector) - This operator represents an in-register sign-extension of the low ...
Definition ISDOpcodes.h:920
@ SDIVREM
SDIVREM/UDIVREM - Divide two integers and produce both a quotient and remainder result.
Definition ISDOpcodes.h:280
@ FP16_TO_FP
FP16_TO_FP, FP_TO_FP16 - These operators are used to perform promotions and truncation for half-preci...
@ FMULADD
FMULADD - Performs a * b + c, with, or without, intermediate rounding.
Definition ISDOpcodes.h:530
@ FPTRUNC_ROUND
FPTRUNC_ROUND - This corresponds to the fptrunc_round intrinsic.
Definition ISDOpcodes.h:517
@ FAKE_USE
FAKE_USE represents a use of the operand but does not do anything.
@ BITCAST
BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...
@ STRICT_PSEUDO_FMAX
Definition ISDOpcodes.h:462
@ BUILD_PAIR
BUILD_PAIR - This is the opposite of EXTRACT_ELEMENT in some ways.
Definition ISDOpcodes.h:254
@ CLMUL
Carry-less multiplication operations.
Definition ISDOpcodes.h:780
@ INIT_TRAMPOLINE
INIT_TRAMPOLINE - This corresponds to the init_trampoline intrinsic.
@ FLDEXP
FLDEXP - ldexp, inspired by libm (op0 * 2**op1).
@ SDIVFIX
RESULT = [US]DIVFIX(LHS, RHS, SCALE) - Perform fixed point division on 2 integers with the same width...
Definition ISDOpcodes.h:407
@ STRICT_FSQRT
Constrained versions of libm-equivalent floating point intrinsics.
Definition ISDOpcodes.h:438
@ BUILTIN_OP_END
BUILTIN_OP_END - This must be the last enum value in this list.
@ GlobalTLSAddress
Definition ISDOpcodes.h:89
@ SRCVALUE
SRCVALUE - This is a node type that holds a Value* that is used to make reference to a value in the L...
@ CONVERT_FROM_ARBITRARY_FP
CONVERT_FROM_ARBITRARY_FP - This operator converts from an arbitrary floating-point represented as an...
@ EH_LABEL
EH_LABEL - Represents a label in mid basic block used to track locations needed for debug and excepti...
@ ATOMIC_LOAD_USUB_SAT
@ CTLZ_ZERO_POISON
Definition ISDOpcodes.h:798
@ EH_RETURN
OUTCHAIN = EH_RETURN(INCHAIN, OFFSET, HANDLER) - This node represents 'eh_return' gcc dwarf builtin,...
Definition ISDOpcodes.h:156
@ ANNOTATION_LABEL
ANNOTATION_LABEL - Represents a mid basic block label used by annotations.
@ SET_ROUNDING
Set rounding mode.
Definition ISDOpcodes.h:985
@ CONVERGENCECTRL_GLUE
This does not correspond to any convergence control intrinsic.
@ PARTIAL_REDUCE_UMLA
@ SIGN_EXTEND
Conversion operators.
Definition ISDOpcodes.h:854
@ AVGCEILS
AVGCEILS/AVGCEILU - Rounding averaging add - Add two integers using an integer of type i[N+2],...
Definition ISDOpcodes.h:717
@ STRICT_UINT_TO_FP
Definition ISDOpcodes.h:487
@ SCALAR_TO_VECTOR
SCALAR_TO_VECTOR(VAL) - This represents the operation of loading a scalar value into element 0 of the...
Definition ISDOpcodes.h:667
@ PREALLOCATED_SETUP
PREALLOCATED_SETUP - This has 2 operands: an input chain and a SRCVALUE with the preallocated call Va...
@ READSTEADYCOUNTER
READSTEADYCOUNTER - This corresponds to the readfixedcounter intrinsic.
@ ADDROFRETURNADDR
ADDROFRETURNADDR - Represents the llvm.addressofreturnaddress intrinsic.
Definition ISDOpcodes.h:117
@ TargetExternalSymbol
Definition ISDOpcodes.h:190
@ CONVERGENCECTRL_ENTRY
@ BR
Control flow instructions. These all have token chains.
@ VECREDUCE_FADD
These reductions have relaxed evaluation order semantics, and have a single vector operand.
@ TargetJumpTable
Definition ISDOpcodes.h:188
@ TargetIndex
TargetIndex - Like a constant pool entry, but with completely target-dependent semantics.
Definition ISDOpcodes.h:198
@ PARTIAL_REDUCE_FMLA
@ PREFETCH
PREFETCH - This corresponds to a prefetch intrinsic.
@ STRICT_PSEUDO_FMIN
Definition ISDOpcodes.h:461
@ TRUNCATE_SSAT_U
Definition ISDOpcodes.h:883
@ VECREDUCE_FMAXIMUMNUM
FMINIMUMNUM/FMAXIMUMNUM nodes do not propagate NaNs and order signed zeroes using the llvm....
@ FSINCOS
FSINCOS - Compute both fsin and fcos as a single operation.
@ SETCCCARRY
Like SetCC, ops #0 and #1 are the LHS and RHS operands to compare, but op #2 is a boolean indicating ...
Definition ISDOpcodes.h:837
@ FNEG
Perform various unary floating-point operations inspired by libm.
@ BR_CC
BR_CC - Conditional branch.
@ SSUBO
Same for subtraction.
Definition ISDOpcodes.h:352
@ PREALLOCATED_ARG
PREALLOCATED_ARG - This has 3 operands: an input chain, a SRCVALUE with the preallocated call Value,...
@ BRIND
BRIND - Indirect branch.
@ BR_JT
BR_JT - Jumptable branch.
@ GC_TRANSITION_START
GC_TRANSITION_START/GC_TRANSITION_END - These operators mark the beginning and end of GC transition s...
@ VECTOR_INTERLEAVE
VECTOR_INTERLEAVE(VEC1, VEC2, ...) - Returns N vectors from N input vectors, where N is the factor to...
Definition ISDOpcodes.h:637
@ STEP_VECTOR
STEP_VECTOR(IMM) - Returns a scalable vector whose lanes are comprised of a linear sequence of unsign...
Definition ISDOpcodes.h:693
@ FCANONICALIZE
Returns platform specific canonical encoding of a floating point number.
Definition ISDOpcodes.h:543
@ IS_FPCLASS
Performs a check of floating point class property, defined by IEEE-754.
Definition ISDOpcodes.h:550
@ SSUBSAT
RESULT = [US]SUBSAT(LHS, RHS) - Perform saturation subtraction on 2 integers with the same bit width ...
Definition ISDOpcodes.h:374
@ SELECT
Select(COND, TRUEVAL, FALSEVAL).
Definition ISDOpcodes.h:806
@ ATOMIC_LOAD
Val, OUTCHAIN = ATOMIC_LOAD(INCHAIN, ptr) This corresponds to "load atomic" instruction.
@ UNDEF
UNDEF - An undefined node.
Definition ISDOpcodes.h:233
@ EXTRACT_ELEMENT
EXTRACT_ELEMENT - This is used to get the lower or upper (determined by a Constant,...
Definition ISDOpcodes.h:247
@ SPLAT_VECTOR
SPLAT_VECTOR(VAL) - Returns a vector with the scalar value VAL duplicated in all lanes.
Definition ISDOpcodes.h:674
@ AssertAlign
AssertAlign - These nodes record if a register contains a value that has a known alignment and the tr...
Definition ISDOpcodes.h:69
@ VACOPY
VACOPY - VACOPY has 5 operands: an input chain, a destination pointer, a source pointer,...
@ GET_ACTIVE_LANE_MASK
GET_ACTIVE_LANE_MASK - this corrosponds to the llvm.get.active.lane.mask intrinsic.
@ BasicBlock
Various leaf nodes.
Definition ISDOpcodes.h:81
@ CopyFromReg
CopyFromReg - This node indicates that the input value is a virtual or physical register that is defi...
Definition ISDOpcodes.h:230
@ SADDO
RESULT, BOOL = [SU]ADDO(LHS, RHS) - Overflow-aware nodes for addition.
Definition ISDOpcodes.h:348
@ TargetGlobalAddress
TargetGlobalAddress - Like GlobalAddress, but the DAG does no folding or anything else with this node...
Definition ISDOpcodes.h:185
@ CTLS
Count leading redundant sign bits.
Definition ISDOpcodes.h:802
@ VECREDUCE_ADD
Integer reductions may have a result type larger than the vector element type.
@ GET_ROUNDING
Returns current rounding mode: -1 Undefined 0 Round to 0 1 Round to nearest, ties to even 2 Round to ...
Definition ISDOpcodes.h:980
@ STRICT_FP_TO_FP16
@ MULHU
MULHU/MULHS - Multiply high - Multiply two integers of type iN, producing an unsigned/signed value of...
Definition ISDOpcodes.h:706
@ CLEANUPRET
CLEANUPRET - Represents a return from a cleanup block funclet.
@ ATOMIC_LOAD_FMAXIMUM
@ GET_FPMODE
Reads the current dynamic floating-point control modes.
@ STRICT_FP16_TO_FP
@ GET_FPENV
Gets the current floating-point environment.
@ SHL
Shift and rotation operations.
Definition ISDOpcodes.h:771
@ AssertNoFPClass
AssertNoFPClass - These nodes record if a register contains a float value that is known to be not som...
Definition ISDOpcodes.h:78
@ VECTOR_SHUFFLE
VECTOR_SHUFFLE(VEC1, VEC2) - Returns a vector, of the same type as VEC1/VEC2.
Definition ISDOpcodes.h:651
@ PtrAuthGlobalAddress
A ptrauth constant.
Definition ISDOpcodes.h:100
@ EXTRACT_SUBVECTOR
EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR.
Definition ISDOpcodes.h:616
@ FMINNUM_IEEE
FMINNUM_IEEE/FMAXNUM_IEEE - Perform floating-point minimumNumber or maximumNumber on two values,...
@ STRICT_FMAXIMUM
Definition ISDOpcodes.h:472
@ EntryToken
EntryToken - This is the marker used to indicate the start of a region.
Definition ISDOpcodes.h:48
@ READ_REGISTER
READ_REGISTER, WRITE_REGISTER - This node represents llvm.register on the DAG, which implements the n...
Definition ISDOpcodes.h:139
@ EXTRACT_VECTOR_ELT
EXTRACT_VECTOR_ELT(VECTOR, IDX) - Returns a single element from VECTOR identified by the (potentially...
Definition ISDOpcodes.h:578
@ CopyToReg
CopyToReg - This node has three operands: a chain, a register number to set to this value,...
Definition ISDOpcodes.h:224
@ ZERO_EXTEND
ZERO_EXTEND - Used for integer types, zeroing the new bits.
Definition ISDOpcodes.h:860
@ TargetConstantFP
Definition ISDOpcodes.h:180
@ DEBUGTRAP
DEBUGTRAP - Trap intended to get the attention of a debugger.
@ SELECT_CC
Select with condition operator - This selects between a true value and a false value (ops #2 and #3) ...
Definition ISDOpcodes.h:821
@ VSCALE
VSCALE(IMM) - Returns the runtime scaling factor used to calculate the number of elements within a sc...
@ ATOMIC_CMP_SWAP
Val, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmp, swap) For double-word atomic operations: ValLo,...
@ LOCAL_RECOVER
LOCAL_RECOVER - Represents the llvm.localrecover intrinsic.
Definition ISDOpcodes.h:135
@ FMINNUM
FMINNUM/FMAXNUM - Perform floating-point minimum maximum on two values, following IEEE-754 definition...
@ UBSANTRAP
UBSANTRAP - Trap with an immediate describing the kind of sanitizer failure.
@ SSHLSAT
RESULT = [US]SHLSAT(LHS, RHS) - Perform saturation left shift.
Definition ISDOpcodes.h:386
@ PATCHPOINT
The llvm.experimental.patchpoint.
@ SMULO
Same for multiplication.
Definition ISDOpcodes.h:356
@ ATOMIC_LOAD_FMINIMUM
@ DYNAMIC_STACKALLOC
DYNAMIC_STACKALLOC - Allocate some number of bytes on the stack aligned to a specified boundary.
@ TargetFrameIndex
Definition ISDOpcodes.h:187
@ VECTOR_SPLICE_LEFT
VECTOR_SPLICE_LEFT(VEC1, VEC2, OFFSET) - Shifts CONCAT_VECTORS(VEC1, VEC2) left by OFFSET elements an...
Definition ISDOpcodes.h:655
@ ANY_EXTEND_VECTOR_INREG
ANY_EXTEND_VECTOR_INREG(Vector) - This operator represents an in-register any-extension of the low la...
Definition ISDOpcodes.h:909
@ SIGN_EXTEND_INREG
SIGN_EXTEND_INREG - This operator atomically performs a SHL/SRA pair to sign extend a small value in ...
Definition ISDOpcodes.h:898
@ SMIN
[US]{MIN/MAX} - Binary minimum or maximum of signed or unsigned integers.
Definition ISDOpcodes.h:729
@ MASKED_UDIV
Masked vector arithmetic that returns poison on disabled lanes.
@ VECTOR_REVERSE
VECTOR_REVERSE(VECTOR) - Returns a vector, of the same type as VECTOR, whose elements are shuffled us...
Definition ISDOpcodes.h:642
@ LIFETIME_START
This corresponds to the llvm.lifetime.
@ SDIVFIXSAT
Same as the corresponding unsaturated fixed point instructions, but the result is clamped between the...
Definition ISDOpcodes.h:413
@ FP_EXTEND
X = FP_EXTEND(Y) - Extend a smaller FP type into a larger FP type.
Definition ISDOpcodes.h:988
@ GLOBAL_OFFSET_TABLE
The address of the GOT.
Definition ISDOpcodes.h:103
@ VSELECT
Select with a vector condition (op #0) and two vector operands (ops #1 and #2), returning a vector re...
Definition ISDOpcodes.h:815
@ UADDO_CARRY
Carry-using nodes for multiple precision addition and subtraction.
Definition ISDOpcodes.h:328
@ STRICT_SINT_TO_FP
STRICT_[US]INT_TO_FP - Convert a signed or unsigned integer to a floating point value.
Definition ISDOpcodes.h:486
@ MGATHER
Masked gather and scatter - load and store operations for a vector of random addresses with additiona...
@ HANDLENODE
HANDLENODE node - Used as a handle for various purposes.
@ STRICT_BF16_TO_FP
@ PCMARKER
PCMARKER - This corresponds to the pcmarker intrinsic.
@ STRICT_FROUNDEVEN
Definition ISDOpcodes.h:466
@ INLINEASM_BR
INLINEASM_BR - Branching version of inline asm. Used by asm-goto.
@ EH_DWARF_CFA
EH_DWARF_CFA - This node represents the pointer to the DWARF Canonical Frame Address (CFA),...
Definition ISDOpcodes.h:150
@ BF16_TO_FP
BF16_TO_FP, FP_TO_BF16 - These operators are used to perform promotions and truncation for bfloat16.
@ FRAMEADDR
FRAMEADDR, RETURNADDR - These nodes represent llvm.frameaddress and llvm.returnaddress on the DAG.
Definition ISDOpcodes.h:110
@ ATOMIC_LOAD_UDEC_WRAP
@ STRICT_FP_TO_UINT
Definition ISDOpcodes.h:480
@ PEXT
Parallel bit extract (compress) and parallel bit deposit (expand).
Definition ISDOpcodes.h:785
@ STRICT_FP_ROUND
X = STRICT_FP_ROUND(Y, TRUNC) - Rounding 'Y' from a larger floating point type down to the precision ...
Definition ISDOpcodes.h:502
@ STRICT_FP_TO_SINT
STRICT_FP_TO_[US]INT - Convert a floating point value to a signed or unsigned integer.
Definition ISDOpcodes.h:479
@ FMINIMUM
FMINIMUM/FMAXIMUM - NaN-propagating minimum/maximum that also treat -0.0 as less than 0....
@ FP_TO_SINT
FP_TO_[US]INT - Convert a floating point value to a signed or unsigned integer.
Definition ISDOpcodes.h:936
@ READCYCLECOUNTER
READCYCLECOUNTER - This corresponds to the readcyclecounter intrinsic.
@ TargetConstant
TargetConstant* - Like Constant*, but the DAG does not do any folding, simplification,...
Definition ISDOpcodes.h:179
@ STRICT_FP_EXTEND
X = STRICT_FP_EXTEND(Y) - Extend a smaller FP type into a larger FP type.
Definition ISDOpcodes.h:507
@ RELOC_NONE
Issue a no-op relocation against a given symbol at the current location.
@ AND
Bitwise operators - logical and, logical or, logical xor.
Definition ISDOpcodes.h:741
@ TRAP
TRAP - Trapping instruction.
@ INTRINSIC_WO_CHAIN
RESULT = INTRINSIC_WO_CHAIN(INTRINSICID, arg1, arg2, ...) This node represents a target intrinsic fun...
Definition ISDOpcodes.h:205
@ GET_FPENV_MEM
Gets the current floating-point environment.
@ PSEUDO_PROBE
Pseudo probe for AutoFDO, as a place holder in a basic block to improve the sample counts quality.
@ STRICT_FP_TO_BF16
@ SCMP
[US]CMP - 3-way comparison of signed or unsigned integers.
Definition ISDOpcodes.h:737
@ CARRY_FALSE
CARRY_FALSE - This node is used when folding other nodes, like ADDC/SUBC, which indicate the carry re...
Definition ISDOpcodes.h:285
@ AVGFLOORS
AVGFLOORS/AVGFLOORU - Averaging add - Add two integers using an integer of type i[N+1],...
Definition ISDOpcodes.h:712
@ VECTOR_MATCH
VECTOR_MATCH - this corresponds to the llvm.experimental.vector.match intrinsic.
@ VECTOR_SPLICE_RIGHT
VECTOR_SPLICE_RIGHT(VEC1, VEC2, OFFSET) - Shifts CONCAT_VECTORS(VEC1,VEC2) right by OFFSET elements a...
Definition ISDOpcodes.h:659
@ ADDE
Carry-using nodes for multiple precision addition and subtraction.
Definition ISDOpcodes.h:304
@ STRICT_FADD
Constrained versions of the binary floating point operators.
Definition ISDOpcodes.h:427
@ STACKMAP
The llvm.experimental.stackmap intrinsic.
@ SPLAT_VECTOR_PARTS
SPLAT_VECTOR_PARTS(SCALAR1, SCALAR2, ...) - Returns a vector with the scalar values joined together a...
Definition ISDOpcodes.h:683
@ FREEZE
FREEZE - FREEZE(VAL) returns an arbitrary value if VAL is UNDEF (or is evaluated to UNDEF),...
Definition ISDOpcodes.h:241
@ INSERT_VECTOR_ELT
INSERT_VECTOR_ELT(VECTOR, VAL, IDX) - Returns VECTOR with the element at IDX replaced with VAL.
Definition ISDOpcodes.h:567
@ TokenFactor
TokenFactor - This node takes multiple tokens as input and produces a single token result.
Definition ISDOpcodes.h:53
@ ATOMIC_SWAP
Val, OUTCHAIN = ATOMIC_SWAP(INCHAIN, ptr, amt) Val, OUTCHAIN = ATOMIC_LOAD_[OpName](INCHAIN,...
@ CTTZ_ZERO_POISON
Bit counting operators with a poisoned result for zero inputs.
Definition ISDOpcodes.h:797
@ ExternalSymbol
Definition ISDOpcodes.h:93
@ FFREXP
FFREXP - frexp, extract fractional and exponent component of a floating-point value.
@ FP_ROUND
X = FP_ROUND(Y, TRUNC) - Rounding 'Y' from a larger floating point type down to the precision of the ...
Definition ISDOpcodes.h:969
@ VECTOR_COMPRESS
VECTOR_COMPRESS(Vec, Mask, Passthru) consecutively place vector elements based on mask e....
Definition ISDOpcodes.h:701
@ SPONENTRY
SPONENTRY - Represents the llvm.sponentry intrinsic.
Definition ISDOpcodes.h:122
@ CLEAR_CACHE
llvm.clear_cache intrinsic Operands: Input Chain, Start Addres, End Address Outputs: Output Chain
@ CONVERGENCECTRL_LOOP
@ ZERO_EXTEND_VECTOR_INREG
ZERO_EXTEND_VECTOR_INREG(Vector) - This operator represents an in-register zero-extension of the low ...
Definition ISDOpcodes.h:931
@ ADDRSPACECAST
ADDRSPACECAST - This operator converts between pointers of different address spaces.
@ EXPERIMENTAL_VECTOR_HISTOGRAM
Experimental vector histogram intrinsic Operands: Input Chain, Inc, Mask, Base, Index,...
@ INLINEASM
INLINEASM - Represents an inline asm block.
@ STRICT_FNEARBYINT
Definition ISDOpcodes.h:458
@ FP_TO_SINT_SAT
FP_TO_[US]INT_SAT - Convert floating point value in operand 0 to a signed or unsigned scalar integer ...
Definition ISDOpcodes.h:955
@ VECREDUCE_FMINIMUM
@ EH_SJLJ_SETJMP
RESULT, OUTCHAIN = EH_SJLJ_SETJMP(INCHAIN, buffer) This corresponds to the eh.sjlj....
Definition ISDOpcodes.h:162
@ TRUNCATE
TRUNCATE - Completely drop the high bits.
Definition ISDOpcodes.h:866
@ VAARG
VAARG - VAARG has four operands: an input chain, a pointer, a SRCVALUE, and the alignment.
@ BRCOND
BRCOND - Conditional branch.
@ VECREDUCE_SEQ_FMUL
@ CONVERT_TO_ARBITRARY_FP
CONVERT_TO_ARBITRARY_FP - Converts a native FP value to an arbitrary floating-point format,...
@ SHL_PARTS
SHL_PARTS/SRA_PARTS/SRL_PARTS - These operators are used for expanded integer shift operations.
Definition ISDOpcodes.h:843
@ CATCHRET
CATCHRET - Represents a return from a catch block funclet.
@ GC_TRANSITION_END
@ AssertSext
AssertSext, AssertZext - These nodes record if a register contains a value that has already been zero...
Definition ISDOpcodes.h:62
@ ATOMIC_LOAD_UINC_WRAP
@ FCOPYSIGN
FCOPYSIGN(X, Y) - Return the value of X with the sign of Y.
Definition ISDOpcodes.h:536
@ PARTIAL_REDUCE_SUMLA
@ SADDSAT
RESULT = [US]ADDSAT(LHS, RHS) - Perform saturation addition on 2 integers with the same bit width (W)...
Definition ISDOpcodes.h:365
@ CALLSEQ_START
CALLSEQ_START/CALLSEQ_END - These operators mark the beginning and end of a call sequence,...
@ VECTOR_DEINTERLEAVE
VECTOR_DEINTERLEAVE(VEC1, VEC2, ...) - Returns N vectors from N input vectors, where N is the factor ...
Definition ISDOpcodes.h:626
@ GET_DYNAMIC_AREA_OFFSET
GET_DYNAMIC_AREA_OFFSET - get offset from native SP to the address of the most recent dynamic alloca.
@ CTTZ_ELTS_ZERO_POISON
@ SET_FPENV_MEM
Sets the current floating point environment.
@ FMINIMUMNUM
FMINIMUMNUM/FMAXIMUMNUM - minimumnum/maximumnum that is same with FMINNUM_IEEE and FMAXNUM_IEEE besid...
@ TRUNCATE_SSAT_S
TRUNCATE_[SU]SAT_[SU] - Truncate for saturated operand [SU] located in middle, prefix for SAT means i...
Definition ISDOpcodes.h:881
@ ABDS
ABDS/ABDU - Absolute difference - Return the absolute difference between two numbers interpreted as s...
Definition ISDOpcodes.h:724
@ ADJUST_TRAMPOLINE
ADJUST_TRAMPOLINE - This corresponds to the adjust_trampoline intrinsic.
@ TRUNCATE_USAT_U
Definition ISDOpcodes.h:885
@ SADDO_CARRY
Carry-using overflow-aware nodes for multiple precision addition and subtraction.
Definition ISDOpcodes.h:338
@ INTRINSIC_W_CHAIN
RESULT,OUTCHAIN = INTRINSIC_W_CHAIN(INCHAIN, INTRINSICID, arg1, ...) This node represents a target in...
Definition ISDOpcodes.h:213
@ TargetGlobalTLSAddress
Definition ISDOpcodes.h:186
@ ABS_MIN_POISON
ABS with a poison result for INT_MIN.
Definition ISDOpcodes.h:753
@ BUILD_VECTOR
BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a fixed-width vector with the specified,...
Definition ISDOpcodes.h:558
@ LOOP_DEPENDENCE_WAR_MASK
The llvm.loop.dependence.
MemIndexedMode
MemIndexedMode enum - This enum defines the load / store indexed addressing modes.
LLVM_ABI StringRef getBaseName(ID id)
Return the LLVM name for an intrinsic, without encoded types for overloading, such as "llvm....
This is an optimization pass for GlobalISel generic memory operations.
decltype(auto) dyn_cast(const From &Val)
dyn_cast<X> - Return the argument parameter cast to the specified type.
Definition Casting.h:643
iterator_range< T > make_range(T x, T y)
Convenience function for iterating over sub-ranges.
void interleaveComma(const Container &c, StreamT &os, UnaryFunctor each_fn)
Definition STLExtras.h:2313
std::string utostr(uint64_t X, bool isNeg=false)
decltype(auto) get(const PointerIntPair< PointerTy, IntBits, IntType, PtrTraits, Info > &Pair)
LLVM_ABI raw_ostream & dbgs()
dbgs() - This returns a reference to a raw_ostream for debugging messages.
Definition Debug.cpp:209
bool isa(const From &Val)
isa<X> - Return true if the parameter to the template is an instance of one of the template type argu...
Definition Casting.h:547
DWARFExpression::Operation Op
decltype(auto) cast(const From &Val)
cast<X> - Return the argument parameter cast to the specified type.
Definition Casting.h:559
LLVM_ABI Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)
Prints virtual and physical registers with or without a TRI instance.
#define N
LLVM_ABI std::string getEVTString() const
This function returns value type as a string, e.g. "i32".