miniTPU: building Google's TPU from scratch

An educational build log on constructing the systolic array at the heart of Google's TPU from scratch — starting with a single NAND gate and working up to a running 2×2 array in a digital logic simulator.