Trading MatMuls for SRAM Lookups: A 3-Bit Edge Architecture

What if we could run inference with a small set of tensor cores?