VHDL's crown jewel;

Turns out the difference between VHDL and Verilog is not "just syntax!" VHDL makes sure that events that happen concurrently in a "zero time" window are still simulated in a deterministic way. And determinism is a thing to be vastly appreciated in a hardware debugging world.