Managing Parallel, Part 4: The Machine Underneath. Memory ordering (x86-TSO vs Arm), NUMA topology, and cache-line atomicity