Biswabandan (Biswa@IITB)
Publishes 1 feed
CS773: Computer Architecture for Performance and Security (CASPER))
15 posts · theirs
Lately
CS773: Paper Presentations on Way-predictor based channel, Fantastic timers, and Record-n-Replay
CS773: Computer Architecture for Performance and Security (CASPER)) ·
CS773 Paper presentations: DAWG and Fixing Randomized caches
CS773: Computer Architecture for Performance and Security (CASPER)) ·
Introduction to Trusted Execution Environment
CS773: Computer Architecture for Performance and Security (CASPER)) ·
CS773 presentations on Muontrap and TimeCache
CS773: Computer Architecture for Performance and Security (CASPER)) ·
CS773: Presentations on Cyclic interference and randomized caches
CS773: Computer Architecture for Performance and Security (CASPER)) ·
CS773: Paper Presentations on Prime+Probe, Streamline, and Prime+Scope
CS773: Computer Architecture for Performance and Security (CASPER)) ·
Introduction to ChampSim Microarchitectural Simulator: 50K feet View
CS773: Computer Architecture for Performance and Security (CASPER)) ·
CS773: Paper Presentations-I
CS773: Computer Architecture for Performance and Security (CASPER)) ·
Memory Systems for performance and security
CS773: Computer Architecture for Performance and Security (CASPER)) ·
Microarchitecture for Performance
CS773: Computer Architecture for Performance and Security (CASPER)) ·
How to Make a Good Technical Presentation in Computer Architecture/Systems
CS773: Computer Architecture for Performance and Security (CASPER)) ·
Eviction based timing channels and Spectre/Meltdown
CS773: Computer Architecture for Performance and Security (CASPER)) ·
Everything on this page was read from markup Biswabandan (Biswa@IITB) published — a rel="me" link, an h-card, or the feed’s own author element. Nothing was inferred from anywhere else. To correct or remove it, get in touch. Machine-readable: JSON